R
RTL Code Generator
92RTL 设计与集成v1.0.0
Generate synthesizable RTL modules from architecture notes, interface tables, register maps, and timing constraints.
RTLVerilogArchitectureHandoff
verified128
查看详情Skill Marketplace
可信 Skill 目录
以 IC 工作流为主线组织 Skill，先覆盖规格、RTL、验证、综合、物理实现、签核和工具链自动化。
8 skillsOfficial + ReviewedCodex / Claude Code / Cursor
当前显示 1 个 Skill
清除筛选