Review architecture and specification views before RTL work begins, then classify the project as ready, risky, or blocked.

Generate synthesizable RTL modules from architecture notes, interface tables, register maps, and timing constraints.